
**FIG._ 1A****FIG._ 1B**




FIG. 2




FIG. 3B









FIG. 3A




**FIG._4**


**FIG._6**



WRITE DATA PATH CONTROL

FIG._7**FIG._8**

**FIG. 9****FIG. 10****FIG. 11**

**FIG.. 12**






FIG._13

**FIG._ 14****FIG._ 15A**




FIG._ 15B




FIG._ 16A




FIG._ 16B




FIG._17A








FIG._ 17B

**FIG._ 17C****FIG._ 18**

**FIG. - 19**

00000000000000000000000000000000


+

**FIG._20A**

LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED
AND VERIFIED IN SAME STATES AS MASTER REF. CELLS



RELATIVE TO THE LOCAL REF. CELLS,
READ THE ADDRESSED CELLS


FIG._20B

FIG._21A

- (1) LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS
- (2) RELATIVE TO THE LOCAL REFERENCE CELLS READ THE MASTER REF. CELLS
- (3) DETERMINE THE DIFFERENCES, IF ANY AND BIAS. THE MASTER REF CELLS' CURRENTS SUCH THAT THE SAME READING IS OBTAINED RELATIVE TO THE BIASED MASTER REF. CELLS AS RELATIVE TO THE LOCAL REF. CELLS
- (4) RELATIVE TO THE BIASED MASTER REF. CELLS, READ THE ADDRESSED CELLS


FIG._21D

**FIG._21B****FIG._21C**




READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL


FIG._22



PROGRAM ALGORITHM

FIG._23

**FIG..24**

**FIG._25**

	SELECTED CONTROL GATE V_{CG}	DRAIN V_D	SOURCE V_S	ERASE GATE V_{EG}
READ	V_{PG}	V_{REF}	V_{SS}	V_E
PROGRAM	V_{PG}	V_{PD}	V_{SS}	V_E
PROGRAM VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E

TABLE 1**FIG._26**

(TYPICAL VALUES)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V_{PG}	V_{CC}	12V	$V_{CC} + \delta V$	V_{CC}	$V_{CC} - \delta V$
V_{CC}	5V	5V	5V	5V	5V
V_{PD}	V_{SS}	8V	8V	V_{SS}	V_{SS}
V_E	V_{SS}	V_{SS}	V_{SS}	20V	V_{SS}
UNSELECTED CONTROL GATE	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
UNSELECTED BIT LINE	V_{REF}	V_{REF}	V_{REF}	V_{REF}	V_{REF}

$$V_{SS} = 0V, \quad V_{REF} = 1.5V, \quad \delta V = 0.5V - 1V$$

TABLE 2**FIG._27**

6/22




FIG. - E 9




FIG. - E 10




FIG. - E 11

7/22




FIG.- 12.

8/22




FIG.- 13

9/22




FIG. B. 14.




FIG. 15 A





FIG. - 16A




FIG. - 16B

11/22




FIG.—~~9A.~~ 17A

12/22




FIG. 17B

13/22




FIG.-~~10~~ 17C




FIG.-~~10~~ 18

14/22




FIG.-# 19




FIG. 20A




FIG. 21A

16/22




FIG. 21B




FIG. 21C

17/22




FIG.-~~12B~~, 20B





FIG.-~~12D~~, 21D

18/22



READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG. 22.

19/22




FIG. 23

20/22




FIG. 24

21/22




FIG. 25

22/22

	SELECTED CONTROL GATE V_{CG}	DRAIN V_D	SOURCE V_S	ERASE GATE V_{EG}
READ	V_{PG}	V_{REF}	V_{SS}	V_E
PROGRAM	V_{PG}	V_{PD}	V_{SS}	V_E
PROGRAM VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E

~~TABLE 22~~ FIG. 26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V_{PG}	V_{CC}	12V	$V_{CC} + \delta V$	V_{CC}	$V_{CC} - \delta V$
V_{CC}	5V	5V	5V	5V	5V
V_{PD}	V_{SS}	8V	8V	V_{SS}	V_{SS}
V_E	V_{SS}	V_{SS}	V_{SS}	20V	V_{SS}
unselected control gate	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
unselected bit line	V_{REF}	V_{REF}	V_{REF}	V_{REF}	V_{REF}

$V_{SS} = 0V$, $V_{REF} = 1.5V$, $\delta V = 0.5V - 1V$

~~TABLE 22~~ FIG. 27